An efficient three-valued multilayer neural network with on-chip learning suitable for hardware implementation
Hiroomi HikawaVolume:
31
Year:
2000
Language:
english
Pages:
9
DOI:
10.1002/(sici)1520-684x(200004)31:43.0.co;2-l
File:
PDF, 271 KB
english, 2000