![](/img/cover-not-exists.png)
A hardware-efficient, multirate, digital channelized receiver architecture
Zahirniak, D.R., Sharpin, D.L., Fields, T.W.Volume:
34
Year:
1998
Language:
english
Pages:
16
DOI:
10.1109/7.640270
File:
PDF, 1.29 MB
english, 1998