![](/img/cover-not-exists.png)
A Fail-safe Logic Operator Using an Insulated Planar Transformer
Norihiro Asada, Hidetoshi Matsuki, Masayoshi EsashiVolume:
115
Year:
1995
Language:
english
Pages:
8
DOI:
10.1002/eej.4391150211
File:
PDF, 564 KB
english, 1995