![](/img/cover-not-exists.png)
A design of ternary logic circuits using M-NAND and NOT gates
Akio Odaka, Kunio SatohVolume:
16
Year:
1985
Language:
english
Pages:
9
DOI:
10.1002/scj.4690160608
File:
PDF, 565 KB
english, 1985