![](/img/cover-not-exists.png)
The complexity of minimizing wire lengths in VLSI layouts
Sandeep N. Bhatt, Stavros S. CosmadakisVolume:
25
Year:
1987
Language:
english
Pages:
5
DOI:
10.1016/0020-0190(87)90173-6
File:
PDF, 371 KB
english, 1987