![](/img/cover-not-exists.png)
A logic circuit for identifying and reinforcing operant response durations
Shin-ichiro Shimizu, Keigo HashimotoVolume:
6
Year:
1977
Language:
english
Pages:
3
DOI:
10.1016/0091-3057(77)90170-8
File:
PDF, 195 KB
english, 1977