![](/img/cover-not-exists.png)
Logic circuit design verification support tool - Fit Board
Katarína Jelemenská, Miroslav Siebert, Dominik Macko, Pavel ČičákVolume:
28
Year:
2011
Language:
english
Pages:
6
DOI:
10.1016/j.sbspro.2011.11.058
File:
PDF, 568 KB
english, 2011