![](/img/cover-not-exists.png)
[IEEE Tutorial (ICICDT) - Grenoble, France (2008.06.2-2008.06.4)] 2008 IEEE International Conference on Integrated Circuit Design and Technology and Tutorial - Low-voltage limitations and challenges of nano-scale CMOS LSIs - A personal view of memory designer -
Kiyoo Itoh,Year:
2008
Language:
english
Pages:
4
DOI:
10.1109/icicdt.2008.4567273
File:
PDF, 351 KB
english, 2008