![](/img/cover-not-exists.png)
[IEEE 2011 IEEE Workshop on Signal Processing Systems (SiPS) - Beirut, Lebanon (2011.10.4-2011.10.7)] 2011 IEEE Workshop on Signal Processing Systems (SiPS) - Reconfigurable cache memory architecture for integral image and integral histogram applications
Hsu, Po-Hao, Chien, Shao-YiYear:
2011
Language:
english
Pages:
6
DOI:
10.1109/sips.2011.6088966
File:
PDF, 541 KB
english, 2011