Design and evaluation of a −117 dBc/Hz phase noise...

Design and evaluation of a −117 dBc/Hz phase noise voltage-controlled oscillator using on-chip CPW resonator for 5 GHz-band WLAN

Ramesh K. Pokharel, Haruichi Kanaya, Keiji Yoshida
How much do you like this book?
What’s the quality of the file?
Download the book for quality assessment
What’s the quality of the downloaded files?
Volume:
52
Year:
2010
Language:
english
Pages:
4
DOI:
10.1002/mop.24993
File:
PDF, 199 KB
english, 2010
Conversion to is in progress
Conversion to is failed