Two-dimensional parallel pipeline smart pixel array cellular logic (SPARCL) processors-chip design and system implementation
Kuznia, C.B., Wu, J.-M., Chen, C.-H., Hoanca, B., Cheng, L., Weber, A.G., Sawchuk, A.A.Volume:
5
Year:
1999
Language:
english
DOI:
10.1109/2944.778326
File:
PDF, 671 KB
english, 1999