![](/img/cover-not-exists.png)
Verifying a logic-synthesis algorithm and implementation: a case study in software verification
Aagaard, M., Leeser, M.Volume:
21
Year:
1995
Language:
english
DOI:
10.1109/32.469458
File:
PDF, 1.24 MB
english, 1995