![](/img/cover-not-exists.png)
Test-Length and TAM Optimization for Wafer-Level Reduced Pin-Count Testing of Core-Based SoCs
Bahukudumbi, S., Chakrabarty, K.Volume:
28
Year:
2009
Language:
english
DOI:
10.1109/tcad.2008.2009150
File:
PDF, 438 KB
english, 2009