![](/img/cover-not-exists.png)
Leakage Minimization of Digital Circuits Using Gate Sizing in the Presence of Process Variations
Bhardwaj, S., Vrudhula, S.Volume:
27
Year:
2008
Language:
english
DOI:
10.1109/tcad.2008.916341
File:
PDF, 614 KB
english, 2008