Analysis of Worst-Case Delay Bounds for On-Chip...

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 2010 Vol. 29; Iss. 5

Analysis of Worst-Case Delay Bounds for On-Chip Packet-Switching Networks

Yue Qian, Zhonghai Lu, Wenhua Dou
How much do you like this book?
What’s the quality of the file?
Download the book for quality assessment
What’s the quality of the downloaded files?
Volume:
29
Year:
2010
Language:
english
DOI:
10.1109/tcad.2010.2043572
File:
PDF, 1.00 MB
english, 2010
Conversion to is in progress
Conversion to is failed