Large Within-Die Gate Delay Variations in Sub-Threshold...

Large Within-Die Gate Delay Variations in Sub-Threshold Logic Circuits at Low Temperature

Takahashi, Ryo, Takata, Hidehiro, Yasufuku, Tadashi, Fuketa, Hiroshi, Takamiya, Makoto, Nomura, Masahiro, Shinohara, Hirofumi, Sakurai, Takayasu
How much do you like this book?
What’s the quality of the file?
Download the book for quality assessment
What’s the quality of the downloaded files?
Volume:
59
Language:
english
Journal:
IEEE Transactions on Circuits and Systems II: Express Briefs
DOI:
10.1109/tcsii.2012.2231038
Date:
December, 2012
File:
PDF, 234 KB
english, 2012
Conversion to is in progress
Conversion to is failed