![](/img/cover-not-exists.png)
A 4.6 GHz 162 Mb SRAM Design in 22 nm Tri-Gate CMOS Technology With Integrated Read and Write Assist Circuitry
Karl, Eric, Wang, Yih, Ng, Yong-Gee, Guo, Zheng, Hamzaoglu, Fatih, Meterelliyoz, Mesut, Keane, John, Bhattacharya, Uddalak, Zhang, Kevin, Mistry, Kaizad, Bohr, MarkVolume:
48
Language:
english
Journal:
IEEE Journal of Solid-State Circuits
DOI:
10.1109/jssc.2012.2213513
Date:
January, 2013
File:
PDF, 2.45 MB
english, 2013