Performance and area modeling of complete FPGA designs in the presence of loop transformations
Joonseok Park, Diniz, P.C., Shesha Shayee, K.R.Volume:
53
Year:
2004
Language:
english
DOI:
10.1109/tc.2004.101
File:
PDF, 1.49 MB
english, 2004