![](/img/cover-not-exists.png)
A 0.4-4-Gb/s CMOS quad transceiver cell using on-chip regulated dual-loop PLLs
Chang, K.-Y.K., Wei, J., Huang, C., Li, S., Donnelly, K., Horowitz, M., Yingxuan Li, Sidiropoulos, S.Volume:
38
Year:
2003
Language:
english
Journal:
IEEE Journal of Solid-State Circuits
DOI:
10.1109/JSSC.2003.810045
File:
PDF, 1.63 MB
english, 2003