![](/img/cover-not-exists.png)
An architecture for tolerating processor failures in shared-memory multiprocessors
Banatre, M., Gefflaut, A., Joubert, P., Morin, C., Lee, P.A.Volume:
45
Year:
1996
Language:
english
DOI:
10.1109/12.543705
File:
PDF, 2.06 MB
english, 1996