![](/img/cover-not-exists.png)
A 5.3-GB/s embedded SDRAM core with slight-boost scheme
Yamazaki, A., Yamagata, T., Hatakenaka, M., Miyanishi, A., Hayashi, I., Tomishima, S., Mangyo, A., Yukinari, Y., Tatsumi, T., Matsumura, M., Arimoto, K., Yamada, M.Volume:
34
Year:
1999
Language:
english
DOI:
10.1109/4.760377
File:
PDF, 508 KB
english, 1999