Optimization of word-line booster circuits for low-voltage...

IEEE Journal of Solid-State Circuits 1999 Vol. 34; Iss. 8

Optimization of word-line booster circuits for low-voltage flash memories

Tanzawa, T., Atsumi, S.
How much do you like this book?
What’s the quality of the file?
Download the book for quality assessment
What’s the quality of the downloaded files?
Volume:
34
Year:
1999
Language:
english
DOI:
10.1109/4.777107
File:
PDF, 260 KB
english, 1999
Conversion to is in progress
Conversion to is failed