Sizing an inverter with a precise delay: generation of complementary signals with minimal skew and pulsewidth distortion in CMOS
Argade, P.V.Volume:
8
Year:
1989
Language:
english
DOI:
10.1109/43.21816
File:
PDF, 782 KB
english, 1989