![](/img/cover-not-exists.png)
A bipartition-codec architecture to reduce power in pipelined circuits
Shanq-Jang Ruan, Rung-Ji Shang, Feipei Lai, Kun-Lin TsaiVolume:
20
Year:
2001
Language:
english
DOI:
10.1109/43.908477
File:
PDF, 167 KB
english, 2001