![](/img/cover-not-exists.png)
[IEEE 2012 IEEE Symposium on VLSI Circuits - Honolulu, HI, USA (2012.06.13-2012.06.15)] 2012 Symposium on VLSI Circuits (VLSIC) - A 2.8GS/s 44.6mW time-interleaved ADC achieving 50.9dB SNDR and 3dB effective resolution bandwidth of 1.5GHz in 65nm CMOS
Stepanovic, Dusan, Nikolic, BorivojeYear:
2012
Language:
english
DOI:
10.1109/VLSIC.2012.6243801
File:
PDF, 714 KB
english, 2012