![](/img/cover-not-exists.png)
Fixed latency on-chip interconnect for hardware spiking neural network architectures
Pande, Sandeep, Morgan, Fearghal, Smit, Gerard, Bruintjes, Tom, Rutgers, Jochem, McGinley, Brian, Cawley, Seamus, Harkin, Jim, McDaid, LiamVolume:
39
Language:
english
Journal:
Parallel Computing
DOI:
10.1016/j.parco.2013.04.010
Date:
September, 2013
File:
PDF, 1.11 MB
english, 2013