![](/img/cover-not-exists.png)
[IEEE 2012 IEEE/CPMT 28th Semiconductor Thermal Measurement & Management Symposium (SEMI-THERM) - San Jose, CA, USA (2012.03.18-2012.03.22)] 2012 28th Annual IEEE Semiconductor Thermal Measurement and Management Symposium (SEMI-THERM) - Cache leakage power estimation using architectural model for 32 nm and 16 nm technology nodes
Zajac, Piotr, Janicki, Marcin, Szermer, Michal, Maj, Cezary, Pietrzak, Piotr, Napieralski, AndrzejYear:
2012
Language:
english
DOI:
10.1109/STHERM.2012.6188865
File:
PDF, 245 KB
english, 2012