![](/img/cover-not-exists.png)
Performance Enhancement in Double-Gated Poly-Si Nanowire Transistors With Reduced Nanowire Channel Thickness
Horng-Chih Lin,, Wei-Chen Chen,, Chuan-Ding Lin,, Tiao-Yuan Huang,Volume:
30
Language:
english
Journal:
IEEE Electron Device Letters
DOI:
10.1109/LED.2009.2018493
Date:
June, 2009
File:
PDF, 489 KB
english, 2009