![](/img/cover-not-exists.png)
Time delay analysis in high speed gate-recessed E-mode InAlN HEMTs
Sensale-Rodriguez, Berardi, Guo, Jia, Wang, Ronghua, Verma, Jai, Li, Guowang, Fang, Tian, Beam, Edward, Ketterson, Andrew, Schuette, Michael, Saunier, Paul, Gao, Xiang, Guo, Shiping, Snider, Gregory,Volume:
80
Language:
english
Journal:
Solid-State Electronics
DOI:
10.1016/j.sse.2012.10.004
Date:
February, 2013
File:
PDF, 710 KB
english, 2013