![](/img/cover-not-exists.png)
STT-RAM Cache Hierarchy With Multiretention MTJ Designs
Sun, Zhenyu, Bi, Xiuyuan, Li, Hai, Wong, Weng-Fai, Zhu, XiaochunVolume:
22
Language:
english
Journal:
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
DOI:
10.1109/TVLSI.2013.2267754
Date:
June, 2014
File:
PDF, 2.88 MB
english, 2014