![](/img/cover-not-exists.png)
[IEEE Technology of Integrated Systems in Nanoscale Era (DTIS) - Athens, Greece (2011.04.6-2011.04.8)] 2011 6th International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS) - Dynamic LDPC codes for nanoscale memory with varying fault arrival rates
Ghosh, Shalini, Lincoln, Patrick D.Year:
2011
Language:
english
DOI:
10.1109/DTIS.2011.5941439
File:
PDF, 179 KB
english, 2011