Ultra low energy design exploration of digital decimation...

Ultra low energy design exploration of digital decimation filters in 65nm dual-VT CMOS in the sub-VT domain

Yasser Sherazi, S.M., Rodrigues, Joachim N., Akgun, Omer C., Sjöland, Henrik, Nilsson, Peter
How much do you like this book?
What’s the quality of the file?
Download the book for quality assessment
What’s the quality of the downloaded files?
Volume:
37
Language:
english
Journal:
Microprocessors and Microsystems
DOI:
10.1016/j.micpro.2012.04.002
Date:
June, 2013
File:
PDF, 847 KB
english, 2013
Conversion to is in progress
Conversion to is failed