![](/img/cover-not-exists.png)
Ultra low energy design exploration of digital decimation filters in 65nm dual-VT CMOS in the sub-VT domain
Yasser Sherazi, S.M., Rodrigues, Joachim N., Akgun, Omer C., Sjöland, Henrik, Nilsson, PeterVolume:
37
Language:
english
Journal:
Microprocessors and Microsystems
DOI:
10.1016/j.micpro.2012.04.002
Date:
June, 2013
File:
PDF, 847 KB
english, 2013