![](/img/cover-not-exists.png)
A Low Power Multi-Channel Single Ramp ADC With Up to 3.2 GHz Virtual Clock
Delagnes, Eric, Breton, Dominique, Lugiez, Francis, Rahmanifard, RezaVolume:
54
Language:
english
Journal:
IEEE Transactions on Nuclear Science
DOI:
10.1109/TNS.2007.906170
Date:
October, 2007
File:
PDF, 382 KB
english, 2007