IEEE Transactions on Circuits and Systems I Fundamental Theory and Applications
2013 / 10 Vol. 60; Iss. 10
![](/img/cover-not-exists.png)
Digital-to-Time Synthesizers: Separating Delay Line Error Spurs and Quantization Error Spurs
Talwalkar, Sumit A.Volume:
60
Language:
english
Journal:
IEEE Transactions on Circuits and Systems I: Regular Papers
DOI:
10.1109/TCSI.2013.2249152
Date:
October, 2013
File:
PDF, 2.29 MB
english, 2013