![](/img/cover-not-exists.png)
Suppression of Short Channel Effects(SCEs) by Dual Material Gate Vertical Surrounding Gate(DMGVSG) MOSFET: 3-D TCAD Simulation
Bhanu Chandar, D., Vadthiya, Narendar, Kumar, Alok, Mishra, R.A.Volume:
64
Year:
2013
Journal:
Procedia Engineering
DOI:
10.1016/j.proeng.2013.09.083
File:
PDF, 357 KB
2013