Achieving low sub-0.6-nm EOT in gate-first n-MOSFET with...

Achieving low sub-0.6-nm EOT in gate-first n-MOSFET with TiLaO/CeO2 gate stack

Cheng, C.H., Chou, K.I., Chin, Albert
How much do you like this book?
What’s the quality of the file?
Download the book for quality assessment
What’s the quality of the downloaded files?
Volume:
82
Language:
english
Journal:
Solid-State Electronics
DOI:
10.1016/j.sse.2013.02.003
Date:
April, 2013
File:
PDF, 600 KB
english, 2013
Conversion to is in progress
Conversion to is failed