![](/img/cover-not-exists.png)
Minimization of CNTFET Ternary Combinational Circuits Using Negation of Literals Technique
V. Sridevi, T. JayanthyVolume:
39
Language:
english
DOI:
10.1007/s13369-014-1147-y
Date:
June, 2014
File:
PDF, 3.24 MB
english, 2014