![](/img/cover-not-exists.png)
Gate Voltage Matching Investigation for Low-Power Analog Applications
Joly, Yohan, Lopez, Laurent, Truphemus, Laurent, Portal, Jean-Michel, Aziza, Hassen, Julien, Franck, Fornara, Pascal, Masson, Pascal, Ogier, Jean-Luc, Bert, YannickVolume:
60
Language:
english
Journal:
IEEE Transactions on Electron Devices
DOI:
10.1109/TED.2013.2237778
Date:
March, 2013
File:
PDF, 436 KB
english, 2013