Design and evaluation of a high throughput QoS-aware and...

Design and evaluation of a high throughput QoS-aware and congestion-aware router architecture for Network-on-Chip

Wang, Chifeng, Bagherzadeh, Nader
How much do you like this book?
What’s the quality of the file?
Download the book for quality assessment
What’s the quality of the downloaded files?
Volume:
38
Language:
english
Journal:
Microprocessors and Microsystems
DOI:
10.1016/j.micpro.2013.09.006
Date:
June, 2014
File:
PDF, 3.08 MB
english, 2014
Conversion to is in progress
Conversion to is failed