![](/img/cover-not-exists.png)
A technology description method for generalized layout / circuit relations
J Blödel, R.W Hartenstein, W Nebel, M RybaVolume:
23
Year:
1988
Language:
english
Pages:
6
DOI:
10.1016/0165-6074(88)90328-6
File:
PDF, 475 KB
english, 1988