![](/img/cover-not-exists.png)
[IEEE 2014 IEEE Symposium on VLSI Circuits - Honolulu, HI, USA (2014.6.10-2014.6.13)] 2014 Symposium on VLSI Circuits Digest of Technical Papers - A 48 fJ/CS, 74 dB SNDR, 87 dB SFDR, 85 dB THD, 30 MS/s pipelined ADC using hybrid dynamic amplifier
Venkatram, Hariprasath, Oh, Taehwan, Sobue, Kazuki, Hamashita, Koichi, Moon, Un-KuYear:
2014
Language:
english
DOI:
10.1109/VLSIC.2014.6858373
File:
PDF, 357 KB
english, 2014