![](/img/cover-not-exists.png)
[IEEE 2009 IEEE International Solid-State Circuits Conference (ISSCC 2009) - San Francisco, CA (2009.02.8-2009.02.12)] 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers - 1.2V 1.6Gb/s 56nm 6F2 4Gb DDR3 SDRAM with hybrid-I/O sense amplifier and segmented sub-array architecture
Yongsam Moon,, Yong-Ho Cho,, Hyun-Bae Lee,, Byung-Hoon Jeong,, Seok-Hun Hyun,, Byung-Chul Kim,, In-Chul Jeong,, Seong-Young Seo,, Jun-Ho Shin,, Seok-Woo Choi,, Ho-Sung Song,, Jung-Hwan ChoiYear:
2009
Language:
english
DOI:
10.1109/ISSCC.2009.4977341
File:
PDF, 757 KB
english, 2009