![](/img/cover-not-exists.png)
[IEEE 2011 International Conference of Electron Devices and Solid-State Circuits (EDSSC) - Tianjin, China (2011.11.17-2011.11.18)] 2011 IEEE International Conference of Electron Devices and Solid-State Circuits - The verification of network processor Fast Bus Interface using SystemVerilog
Pei-Jun, Ma, Wen-Bo, Ma, Kang, Li, Jiang-Yi, Shi, Yong, JiangYear:
2011
Language:
english
DOI:
10.1109/EDSSC.2011.6117669
File:
PDF, 252 KB
english, 2011