![](/img/cover-not-exists.png)
[IEEE 2014 19th Asia and South Pacific Design Automation Conference (ASP-DAC) - Singapore (2014.01.20-2014.01.23)] 2014 19th Asia and South Pacific Design Automation Conference (ASP-DAC) - A 950μW 5.5-GHz low voltage PLL with digitally-calibrated ILFD and linearized varactor
Ikeda, Sho, Kamimura, Tatsuya, Lee, Sangyeop, Ito, Hiroyuki, Ishihara, Noboru, Masu, KazuyaYear:
2014
Language:
english
DOI:
10.1109/ASPDAC.2014.6742855
File:
PDF, 236 KB
english, 2014