![](/img/cover-not-exists.png)
[IEEE 2014 18th International Symposium on VLSI Design and Test (VDAT) - Coimbatore, India (2014.7.16-2014.7.18)] 18th International Symposium on VLSI Design and Test - Signature analysis for synthesis of reversible circuit
Das, Palash, Mondal, BikromadittyaYear:
2014
Language:
english
DOI:
10.1109/isvdat.2014.6881043
File:
PDF, 1.73 MB
english, 2014