Two ESD Detection Circuits for 3$\times$ VDD-Tolerant I/O...

Two ESD Detection Circuits for 3$\times$ VDD-Tolerant I/O Buffer in Low-Voltage CMOS Processes With Low Leakage Currents

Liu, Hongxia, Yang, Zhaonian, Zhuo, Qingqing
How much do you like this book?
What’s the quality of the file?
Download the book for quality assessment
What’s the quality of the downloaded files?
Volume:
13
Language:
english
Journal:
IEEE Transactions on Device and Materials Reliability
DOI:
10.1109/tdmr.2012.2218606
Date:
March, 2013
File:
PDF, 494 KB
english, 2013
Conversion to is in progress
Conversion to is failed