[IEEE Technology of Integrated Systems in Nanoscal Era...

  • Main
  • [IEEE Technology of Integrated Systems...

[IEEE Technology of Integrated Systems in Nanoscal Era (DTIS) - Cairo, Egypt (2009.04.6-2009.04.9)] 2009 4th International Conference on Design & Technology of Integrated Systems in Nanoscal Era - Probabilistic metric of gate logical fault occurrence due to manufacturing inaccuracy of threshold logic gates for efficient testing

Shinogi, Tsuyoshi, Arakawa, Kanako, Hayashi, Terumine
How much do you like this book?
What’s the quality of the file?
Download the book for quality assessment
What’s the quality of the downloaded files?
Year:
2009
Language:
english
DOI:
10.1109/dtis.2009.4938061
File:
PDF, 942 KB
english, 2009
Conversion to is in progress
Conversion to is failed