A 6 bit 10 GS/s TI-SAR ADC With Low-Overhead Embedded...

IEEE Journal of Solid-State Circuits 2014 / 11 Vol. 49; Iss. 11

A 6 bit 10 GS/s TI-SAR ADC With Low-Overhead Embedded FFE/DFE Equalization for Wireline Receiver Applications

Tabasy, Ehsan Zhian, Shafik, Ayman, Lee, Keytaek, Hoyos, Sebastian, Palermo, Samuel
How much do you like this book?
What’s the quality of the file?
Download the book for quality assessment
What’s the quality of the downloaded files?
Volume:
49
Language:
english
Journal:
IEEE Journal of Solid-State Circuits
DOI:
10.1109/JSSC.2014.2358568
Date:
November, 2014
File:
PDF, 4.18 MB
english, 2014
Conversion to is in progress
Conversion to is failed