![](/img/cover-not-exists.png)
[IEEE 2007 IEEE Symposium on VLSI Circuits - Kyoto, Japan (2007.06.14-2007.06.16)] 2007 IEEE Symposium on VLSI Circuits - A 2-GHz Direct Sampling Delta-Sigma Tunable Receiver with 40-GHz Sampling Clock and on-chip PLL
Chalvatzis, T., Dickson, T. O., Voinigescu, S. P.Year:
2007
Language:
english
DOI:
10.1109/vlsic.2007.4342763
File:
PDF, 2.22 MB
english, 2007