![](/img/cover-not-exists.png)
Loop Acceleration Exploration for ASIP Architecture
Mbaye, Mame Maria, Belanger, Normand, Savaria, Yvon, Pierre, SamuelVolume:
20
Language:
english
Journal:
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
DOI:
10.1109/tvlsi.2011.2107923
Date:
April, 2012
File:
PDF, 922 KB
english, 2012